A Fast and Accurate Cost Model for FPGA Design Space Exploration in HPC Applications

Syed Waqar Nabi, Wim Vanderbauwhede. A Fast and Accurate Cost Model for FPGA Design Space Exploration in HPC Applications. In 2016 IEEE International Parallel and Distributed Processing Symposium Workshops, IPDPS Workshops 2016, Chicago, IL, USA, May 23-27, 2016. pages 114-123, IEEE Computer Society, 2016. [doi]

Abstract

Abstract is missing.