Chandra S. Nagarajan, Lin Yuan, Gang Qu, Barbara G. Stamps. Leakage optimization using transistor-level dual threshold voltage cell library. In 10th International Symposium on Quality of Electronic Design (ISQED 2009), 16-18 March 2009, San Jose, CA, USA. pages 62-67, IEEE, 2009. [doi]
Abstract is missing.