142 dB ΔΣ ADC with a 100 nV LSB in a 3 V CMOS process

Ravindranath Naiknaware, Terri S. Fiez. 142 dB ΔΣ ADC with a 100 nV LSB in a 3 V CMOS process. In Proceedings of the IEEE 2000 Custom Integrated Circuits Conference, CICC 2000, Orlando, FL, USA, May 21-24, 2000. pages 5-8, IEEE, 2000. [doi]

Abstract

Abstract is missing.