Automated hierarchical CMOS analog circuit stack generation with intramodule connectivity and matching considerations

Ravindranath Naiknaware, Terri S. Fiez. Automated hierarchical CMOS analog circuit stack generation with intramodule connectivity and matching considerations. J. Solid-State Circuits, 34(3):304-317, 1999. [doi]

Authors

Ravindranath Naiknaware

This author has not been identified. Look up 'Ravindranath Naiknaware' in Google

Terri S. Fiez

This author has not been identified. Look up 'Terri S. Fiez' in Google