Automatic Test Plan Generation for Analog Integrated Circuits - A Practical Approach

Ravindranath Naiknaware, G. N. Nandakumar, Rajeev Arora, John Larkin. Automatic Test Plan Generation for Analog Integrated Circuits - A Practical Approach. In VLSI Design. pages 140-143, 1993.

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.