Compensating Algorithmic-Loop Performance Degradation in Asynchronous Circuits Using Hardware Multi-threading

Mehrdad Najibi, Hossein Pedram. Compensating Algorithmic-Loop Performance Degradation in Asynchronous Circuits Using Hardware Multi-threading. In IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2008, 7-9 April 2008, Montpellier, France. pages 507-510, IEEE Computer Society, 2008. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.