A Batch Normalization Free Binarized Convolutional Deep Neural Network on an FPGA (Abstract Only)

Hiroki Nakahara, Haruyoshi Yonekawa, Hisashi Iwamoto, Masato Motomura. A Batch Normalization Free Binarized Convolutional Deep Neural Network on an FPGA (Abstract Only). In Jonathan W. Greene, Jason Helge Anderson, editors, Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA 2017, Monterey, CA, USA, February 22-24, 2017. pages 290, ACM, 2017. [doi]

Authors

Hiroki Nakahara

This author has not been identified. Look up 'Hiroki Nakahara' in Google

Haruyoshi Yonekawa

This author has not been identified. Look up 'Haruyoshi Yonekawa' in Google

Hisashi Iwamoto

This author has not been identified. Look up 'Hisashi Iwamoto' in Google

Masato Motomura

This author has not been identified. Look up 'Masato Motomura' in Google