A Binary Line Buffer Circuit Featuring Lossy Data Compression at Fixed Maximum Data Rate - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Ettore Napoli, Davide De Caro, Nicola Petra, Antonio G. M. Strollo. A Binary Line Buffer Circuit Featuring Lossy Data Compression at Fixed Maximum Data Rate. In IEEE International Symposium on Circuits and Systems, ISCAS 2020, Sevilla, Spain, October 10-21, 2020. pages 1, IEEE, 2020. [doi]

This author has not been identified. Look up 'Ettore Napoli' in GoogleThis author has not been identified. Look up 'Davide De Caro' in GoogleThis author has not been identified. Look up 'Nicola Petra' in GoogleThis author has not been identified. Look up 'Antonio G. M. Strollo' in Google

runs on WebDSL