The following publications are possibly variants of this publication:
- 2 480µW Fully Synthesizable PLL Using Stochastic TDC in 28nm FDSOIDongsheng Yang, Tomohiro Ueno, Wei Deng, Yuki Terashima, Kengo Nakata, Aravind Tharayil Narayanan, Rui Wu, Kenichi Okada, Akira Matsuzawa. ieicet, 99-C(6):632-640, 2016. [doi]
- A fully synthesizable injection-locked PLL with feedback current output DAC in 28 nm FDSOIDongsheng Yang, Wei Deng, Aravind Tharayil Narayanan, Rui Wu, Bangan Liu, Kenichi Okada, Akira Matsuzawa. ieiceee, 12(15):20150531, 2015. [doi]
- 2 PVT-robust fully-synthesizable CDR with a data rate of 10.05 Gb/s in 28nm FD SOIAravind Tharayil Narayanan, Wei Deng, Dongsheng Yang, Rui Wu, Kenichi Okada, Akira Matsuzawa. asscc 2014: 285-288 [doi]