Challenges and design choices in nanoscale CMOS

Siva Narendra. Challenges and design choices in nanoscale CMOS. JETC, 1(1):7-49, 2005. [doi]

Authors

Siva Narendra

This author has not been identified. Look up 'Siva Narendra' in Google