Challenges and design choices in nanoscale CMOS

Siva Narendra. Challenges and design choices in nanoscale CMOS. JETC, 1(1):7-49, 2005. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.