A Methodology for Worst-Case Analysis of Integrated Circuits

Sani R. Nassif, Andrzej J. Strojwas, Stephen W. Director. A Methodology for Worst-Case Analysis of Integrated Circuits. IEEE Trans. on CAD of Integrated Circuits and Systems, 5(1):104-113, 1986. [doi]

Authors

Sani R. Nassif

This author has not been identified. Look up 'Sani R. Nassif' in Google

Andrzej J. Strojwas

This author has not been identified. Look up 'Andrzej J. Strojwas' in Google

Stephen W. Director

This author has not been identified. Look up 'Stephen W. Director' in Google