Patrick Ndai, Ashish Goel, Kaushik Roy. A Scalable Circuit-Architecture Co-Design to Improve Memory Yield for High-Performance Processors. IEEE Trans. VLSI Syst., 18(8):1209-1219, 2010. [doi]
No references recorded for this publication.
No citations of this publication recorded.