Joseph Neenu, S. Sabarinath, K. Sankarapandiammal. FPGA Based Implementation of High Performance Architectural Level Low Power 32-bit RISC Core. In ARTCom 2009, International Conference on Advances in Recent Technologies in Communication and Computing, Kottayam, Kerala, India, 27-28 October 2009. pages 53-57, IEEE Computer Society, 2009. [doi]
No references recorded for this publication.
No citations of this publication recorded.