A Fault Tolerant Hierarchical Network on Chip Router Architecture

Mohammad Hossein Neishaburi, Zeljko Zilic. A Fault Tolerant Hierarchical Network on Chip Router Architecture. J. Electronic Testing, 29(4):485-497, 2013. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.