Power-delay product minimization in high-performance 64-bit carry-select adders

Amaury Nève, Helmut Schettler, Thomas Ludwig 0004, Denis Flandre. Power-delay product minimization in high-performance 64-bit carry-select adders. IEEE Trans. VLSI Syst., 12(3):235-244, 2004.

Abstract

Abstract is missing.