The following publications are possibly variants of this publication:
- A 1.2-V 162.9 pJ/cycle bitmap index creation core with 0.31-pW/bit standby power on 65-nm SOTBXuan-Thuan Nguyen, Trong-Thuc Hoang, Hong-Thu Nguyen, Katsumi Inoue, Cong-Kha Pham. mam, 69:112-117, 2019. [doi]
- A high-throughput and low-power design for bitmap indexing on 65-nm SOTB CMOS processXuan-Thuan Nguyen, Hong-Thu Nguyen, Cong-Kha Pham. icicdt 2016: 1-4 [doi]
- A 0.9-V 50-MHz 256-bit 1D-to-2D-based single/multi-match priority encoder with 0.67-nW standby power on 65-nm SOTB CMOSXuan-Thuan Nguyen, Trong-Thuc Hoang, Hong-Thu Nguyen, Katsumi Inoue, Cong-Kha Pham. mam, 73:102970, 2020. [doi]
- Low-power high-performance 32-bit RISC-V microcontroller on 65-nm silicon-on-thin-BOX (SOTB)Trong-Thuc Hoang, Ckristian Duran, Khai-Duy Nguyen, Tuan-Kiet Dang, Quynh Nguyen Quang Nhu, Phuc Hong Than, Xuan-Tu Tran, Duc-Hung Le, Akira Tsukamoto, Kuniyasu Suzaki, Cong-Kha Pham. ieiceee, 17(20):20200282, 2020. [doi]
- Low-Power Floating-Point Adaptive-CORDIC-Based FFT Twiddle Factor on 65-nm Silicon-on-Thin-BOX (SOTB) With Back-Gate BiasTrong-Thuc Hoang, Xuan-Thuan Nguyen, Duc-Hung Le, Cong-Kha Pham. tcas, 66-II(10):1723-1727, 2019. [doi]
- A 219-μW 1D-to-2D-Based Priority Encoder on 65-nm SOTB CMOSXuan-Thuan Nguyen, Trong-Thuc Hoang, Hong-Thu Nguyen, Katsumi Inoue, Cong-Kha Pham. iscas 2018: 1-4 [doi]
- A Sub-μ W Reversed-Body-Bias 8-bit Processor on 65-nm Silicon-on-Thin-Box (SOTB) for IoT ApplicationsMarco Sarmiento, Khai-Duy Nguyen, Ckristian Duran, Trong-Thuc Hoang, Ronaldo Serrano, Van-Phuc Hoang, Xuan-Tu Tran, Koichiro Ishibashi, Cong-Kha Pham. tcasII, 68(9):3182-3186, 2021. [doi]
- An FPGA-Based Hardware Accelerator for Energy-Efficient Bitmap Index CreationXuan-Thuan Nguyen, Trong-Thuc Hoang, Hong-Thu Nguyen, Katsumi Inoue, Cong-Kha Pham. access, 6:16046-16059, 2018. [doi]