A two-tier memory architecture for high-performance multiprocessor systems

Tam M. Nguyen, Vason P. Srini, Alvin M. Despain. A two-tier memory architecture for high-performance multiprocessor systems. In ICS. pages 326-336, 1988. [doi]

Authors

Tam M. Nguyen

This author has not been identified. Look up 'Tam M. Nguyen' in Google

Vason P. Srini

This author has not been identified. Look up 'Vason P. Srini' in Google

Alvin M. Despain

This author has not been identified. Look up 'Alvin M. Despain' in Google