Exploring logic architectures suitable for TFETs devices

Juan Núñez, Maria J. Avedillo. Exploring logic architectures suitable for TFETs devices. In IEEE International Symposium on Circuits and Systems, ISCAS 2017, Baltimore, MD, USA, May 28-31, 2017. pages 1-4, IEEE, 2017. [doi]

Abstract

Abstract is missing.