A 65-nm SoC Embedded 6T-SRAM Designed for Manufacturability With Read and Write Operation Stabilizing Circuits - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Shigeki Ohbayashi, Makoto Yabuuchi, Koji Nii, Yasumasa Tsukamoto, Susumu Imaoka, Yuji Oda, Tsutomu Yoshihara, Motoshige Igarashi, Masahiko Takeuchi, Hiroshi Kawashima, Yasuo Yamaguchi, Kazuhiro Tsukamoto, Masahide Inuishi, Hiroshi Makino, Koichiro Ishibashi, Hirofumi Shinohara. A 65-nm SoC Embedded 6T-SRAM Designed for Manufacturability With Read and Write Operation Stabilizing Circuits. J. Solid-State Circuits, 42(4):820-829, 2007. [doi]

This author has not been identified. Look up 'Shigeki Ohbayashi' in GoogleThis author has not been identified. Look up 'Makoto Yabuuchi' in GoogleThis author has not been identified. Look up 'Koji Nii' in GoogleThis author has not been identified. Look up 'Yasumasa Tsukamoto' in GoogleThis author has not been identified. Look up 'Susumu Imaoka' in GoogleThis author has not been identified. Look up 'Yuji Oda' in GoogleThis author has not been identified. Look up 'Tsutomu Yoshihara' in GoogleThis author has not been identified. Look up 'Motoshige Igarashi' in GoogleThis author has not been identified. Look up 'Masahiko Takeuchi' in GoogleThis author has not been identified. Look up 'Hiroshi Kawashima' in GoogleThis author has not been identified. Look up 'Yasuo Yamaguchi' in GoogleThis author has not been identified. Look up 'Kazuhiro Tsukamoto' in GoogleThis author has not been identified. Look up 'Masahide Inuishi' in GoogleThis author has not been identified. Look up 'Hiroshi Makino' in GoogleThis author has not been identified. Look up 'Koichiro Ishibashi' in GoogleThis author has not been identified. Look up 'Hirofumi Shinohara' in Google

runs on WebDSL