1Mbit 1T1C 3D DRAM with Monolithically Stacked One Planar FET and Two Vertical FET Heterogeneous Oxide Semiconductor layers over Si CMOS

Y. Okamoto, Y. Komura, T. Mizuguchi, T. Saito, M. Ito, K. Kimura, Tatsuya Onuki, Yoshinori Ando, H. Sawai, T. Murakawa, H. Kunitake, Takanori Matsuzaki, H. Kimura, M. Fujita, M. Ikeda, Shunpei Yamazaki. 1Mbit 1T1C 3D DRAM with Monolithically Stacked One Planar FET and Two Vertical FET Heterogeneous Oxide Semiconductor layers over Si CMOS. In 2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), Kyoto, Japan, June 11-16, 2023. pages 1-2, IEEE, 2023. [doi]

Authors

Y. Okamoto

This author has not been identified. Look up 'Y. Okamoto' in Google

Y. Komura

This author has not been identified. Look up 'Y. Komura' in Google

T. Mizuguchi

This author has not been identified. Look up 'T. Mizuguchi' in Google

T. Saito

This author has not been identified. Look up 'T. Saito' in Google

M. Ito

This author has not been identified. It may be one of the following persons: Look up 'M. Ito' in Google

K. Kimura

This author has not been identified. Look up 'K. Kimura' in Google

Tatsuya Onuki

This author has not been identified. Look up 'Tatsuya Onuki' in Google

Yoshinori Ando

This author has not been identified. Look up 'Yoshinori Ando' in Google

H. Sawai

This author has not been identified. Look up 'H. Sawai' in Google

T. Murakawa

This author has not been identified. Look up 'T. Murakawa' in Google

H. Kunitake

This author has not been identified. Look up 'H. Kunitake' in Google

Takanori Matsuzaki

This author has not been identified. Look up 'Takanori Matsuzaki' in Google

H. Kimura

This author has not been identified. Look up 'H. Kimura' in Google

M. Fujita

This author has not been identified. Look up 'M. Fujita' in Google

M. Ikeda

This author has not been identified. Look up 'M. Ikeda' in Google

Shunpei Yamazaki

This author has not been identified. Look up 'Shunpei Yamazaki' in Google