A 40-Gb/s CMOS clocked comparator with bandwidth modulation technique

Yusuke Okaniwa, Hirotaka Tamura, Masaya Kibune, Daisuke Yamazaki, Tsz-Shing Cheung, Junji Ogawa, Nestoras Tzartzanis, William W. Walker, Tadahiro Kuroda. A 40-Gb/s CMOS clocked comparator with bandwidth modulation technique. J. Solid-State Circuits, 40(8):1680-1687, 2005. [doi]

Authors

Yusuke Okaniwa

This author has not been identified. Look up 'Yusuke Okaniwa' in Google

Hirotaka Tamura

This author has not been identified. Look up 'Hirotaka Tamura' in Google

Masaya Kibune

This author has not been identified. Look up 'Masaya Kibune' in Google

Daisuke Yamazaki

This author has not been identified. Look up 'Daisuke Yamazaki' in Google

Tsz-Shing Cheung

This author has not been identified. Look up 'Tsz-Shing Cheung' in Google

Junji Ogawa

This author has not been identified. Look up 'Junji Ogawa' in Google

Nestoras Tzartzanis

This author has not been identified. Look up 'Nestoras Tzartzanis' in Google

William W. Walker

This author has not been identified. Look up 'William W. Walker' in Google

Tadahiro Kuroda

This author has not been identified. Look up 'Tadahiro Kuroda' in Google