Correction to design of synchronous and asynchronous variable-latency pipelined multipliers

M. Olivieri. Correction to design of synchronous and asynchronous variable-latency pipelined multipliers . IEEE Trans. VLSI Syst., 9(4):558-559, 2001. [doi]

Abstract

Abstract is missing.