Increment/decrement/2's complement/priority encoder circuit for varying operand lengths - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Sai Phaneendra P., Chetan Vudadha, Syed Ershad Ahmed, Sreehari Veeramachaneni, N. Moorthy Muthukrishnan, M. B. Srinivas. Increment/decrement/2's complement/priority encoder circuit for varying operand lengths. In 11th International Symposium on Communications and Information Technologies, ISCIT 2011, Hangzhou, China, October 12-14, 2011. pages 472-477, IEEE, 2011. [doi]

This author has not been identified. Look up 'Sai Phaneendra P.' in GoogleThis author has not been identified. Look up 'Chetan Vudadha' in GoogleThis author has not been identified. Look up 'Syed Ershad Ahmed' in GoogleThis author has not been identified. Look up 'Sreehari Veeramachaneni' in GoogleThis author has not been identified. Look up 'N. Moorthy Muthukrishnan' in GoogleThis author has not been identified. Look up 'M. B. Srinivas' in Google

runs on WebDSL