Efficiency of low-power design techniques in Multi-Gate FET CMOS Circuits

Christian Pacha, Klaus von Arnim, Florian Bauer, Thomas Schulz, Wade Xiong, K. T. San, Andrew Marshall, Thomas Baumann, C. Rinn Cleavelin, Klaus Schruefer, Jörg Berthold. Efficiency of low-power design techniques in Multi-Gate FET CMOS Circuits. In Doris Schmitt-Landsiedel, Tobias Noll, editors, 33rd European Solid-State Circuits Conference, ESSCIRC 2007, Munich, Germany, 11-13 September 2007. pages 111-114, IEEE, 2007. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.