Robert C. Page, Sakar Jain. Verification of the CoreNet Fabric with SystemVerilog. In 10th International Workshop on Microprocessor Test and Verification, MTV 2009, Austin, Texas, USA, 7-9 December 2009. pages 73-78, IEEE Computer Society, 2009. [doi]
Abstract is missing.