A placement strategy for reducing the effects of multiple faults in digital circuits - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Samuel N. Pagliarini, Dhiraj K. Pradhan. A placement strategy for reducing the effects of multiple faults in digital circuits. In 2014 IEEE 20th International On-Line Testing Symposium, IOLTS 2014, Platja d'Aro, Girona, Spain, July 7-9, 2014. pages 69-74, IEEE, 2014. [doi]

This author has not been identified. Look up 'Samuel N. Pagliarini' in GoogleThis author has not been identified. Look up 'Dhiraj K. Pradhan' in Google

runs on WebDSL