Improving cache Performance Through Tiling and Data Alignment

Preeti Ranjan Panda, Hiroshi Nakamura, Nikil D. Dutt, Alexandru Nicolau. Improving cache Performance Through Tiling and Data Alignment. In Gianfranco Bilardi, Afonso Ferreira, Reinhard Lüling, José D. P. Rolim, editors, Solving Irregularly Structured Problems in Parallel, 4th International Symposium, IRREGULAR 97, Paderborn, Germany, June 12-13, 1997, Proceedings. Volume 1253 of Lecture Notes in Computer Science, pages 167-185, Springer, 1997.

Authors

Preeti Ranjan Panda

This author has not been identified. Look up 'Preeti Ranjan Panda' in Google

Hiroshi Nakamura

This author has not been identified. Look up 'Hiroshi Nakamura' in Google

Nikil D. Dutt

This author has not been identified. Look up 'Nikil D. Dutt' in Google

Alexandru Nicolau

This author has not been identified. Look up 'Alexandru Nicolau' in Google