Improving cache Performance Through Tiling and Data Alignment

Preeti Ranjan Panda, Hiroshi Nakamura, Nikil D. Dutt, Alexandru Nicolau. Improving cache Performance Through Tiling and Data Alignment. In Gianfranco Bilardi, Afonso Ferreira, Reinhard Lüling, José D. P. Rolim, editors, Solving Irregularly Structured Problems in Parallel, 4th International Symposium, IRREGULAR 97, Paderborn, Germany, June 12-13, 1997, Proceedings. Volume 1253 of Lecture Notes in Computer Science, pages 167-185, Springer, 1997.

@inproceedings{PandaNDN97,
  title = {Improving cache Performance Through Tiling and Data Alignment},
  author = {Preeti Ranjan Panda and Hiroshi Nakamura and Nikil D. Dutt and Alexandru Nicolau},
  year = {1997},
  tags = {caching, data-flow},
  researchr = {https://researchr.org/publication/PandaNDN97},
  cites = {0},
  citedby = {0},
  pages = {167-185},
  booktitle = {Solving Irregularly Structured Problems in Parallel, 4th International Symposium, IRREGULAR  97, Paderborn, Germany, June 12-13, 1997, Proceedings},
  editor = {Gianfranco Bilardi and Afonso Ferreira and Reinhard Lüling and José D. P. Rolim},
  volume = {1253},
  series = {Lecture Notes in Computer Science},
  publisher = {Springer},
  isbn = {3-540-63138-0},
}