On-Chip Communication Topology Synthesis for a Shared Memory Architecture - researchr publication related

researchr

You are not signed in
Sign in
Sign up

Sujan Pandey, Manfred Glesner, Max Mühlhäuser. On-Chip Communication Topology Synthesis for a Shared Memory Architecture. In Tero Rissa, Steven J. E. Wilton, Philip Heng Wai Leong, editors, Proceedings of the 2005 International Conference on Field Programmable Logic and Applications (FPL), Tampere, Finland, August 24-26, 2005. pages 374-379, IEEE, 2005.

The following publications are possibly variants of this publication:

Co-synthesis of custom on-chip bus and memory for MPSoC architecturesSujan Pandey, Christian Genz, Rolf Drechsler. vlsi 2007: 304-307 [doi]

Energy Efficient Statistical On-Chip Communication Bus Synthesis for a Reconfigurable ArchitectureSujan Pandey, Manfred Glesner. fpl 2006: 1-6 [doi]

runs on WebDSL