Timing-resilient Network-on-Chip architectures

Alexandros Panteloukas, Anastasios Psarras, Chrysostomos Nicopoulos, Giorgos Dimitrakopoulos. Timing-resilient Network-on-Chip architectures. In 21st IEEE International On-Line Testing Symposium, IOLTS 2015, Halkidiki, Greece, July 6-8, 2015. pages 77-82, IEEE, 2015. [doi]

Authors

Alexandros Panteloukas

This author has not been identified. Look up 'Alexandros Panteloukas' in Google

Anastasios Psarras

This author has not been identified. Look up 'Anastasios Psarras' in Google

Chrysostomos Nicopoulos

This author has not been identified. Look up 'Chrysostomos Nicopoulos' in Google

Giorgos Dimitrakopoulos

This author has not been identified. Look up 'Giorgos Dimitrakopoulos' in Google