Timing-resilient Network-on-Chip architectures

Alexandros Panteloukas, Anastasios Psarras, Chrysostomos Nicopoulos, Giorgos Dimitrakopoulos. Timing-resilient Network-on-Chip architectures. In 21st IEEE International On-Line Testing Symposium, IOLTS 2015, Halkidiki, Greece, July 6-8, 2015. pages 77-82, IEEE, 2015. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.