Improving FPGA Performance for Carry-Save Arithmetic

Hadi Parandeh-Afshar, Ajay K. Verma, Philip Brisk, Paolo Ienne. Improving FPGA Performance for Carry-Save Arithmetic. IEEE Trans. VLSI Syst., 18(4):578-590, 2010. [doi]

Authors

Hadi Parandeh-Afshar

This author has not been identified. Look up 'Hadi Parandeh-Afshar' in Google

Ajay K. Verma

This author has not been identified. Look up 'Ajay K. Verma' in Google

Philip Brisk

This author has not been identified. Look up 'Philip Brisk' in Google

Paolo Ienne

This author has not been identified. Look up 'Paolo Ienne' in Google