Khyamling Parane, Prabhu B. M. Prasad, Basavaraj Talawar. YaNoC: Yet Another Network-on-Chip Simulation Acceleration Engine Supporting Congestion-Aware Adaptive Routing Using FPGAs. Journal of Circuits, Systems, and Computers, 28(12):1950202, 2019. [doi]
Abstract is missing.