An Ultra-Low Jitter, Low-Power, 102-GHz PLL Using a Power-Gating Injection-Locked Frequency Multiplier-Based Phase Detector - researchr publication

researchr

You are not signed in
Sign in
Sign up

Suneui Park, Seojin Choi, Seyeon Yoo, Yoonseo Cho, Jaehyouk Choi. An Ultra-Low Jitter, Low-Power, 102-GHz PLL Using a Power-Gating Injection-Locked Frequency Multiplier-Based Phase Detector. J. Solid-State Circuits, 57(9):2829-2840, 2022. [doi]

Abstract is missing.

runs on WebDSL