An Efficient Delay Test Generation System for Combinational Logic Circuits

Eun Sei Park, M. Ray Mercer. An Efficient Delay Test Generation System for Combinational Logic Circuits. In DAC. pages 522-528, 1990. [doi]

Abstract

Abstract is missing.