Variation-Tolerant Write Completion Circuit for Variable-Energy Write STT-RAM Architecture

Jaeyoung Park, Tianhao Zheng, Mattan Erez, Michael Orshansky. Variation-Tolerant Write Completion Circuit for Variable-Energy Write STT-RAM Architecture. IEEE Trans. VLSI Syst., 24(4):1351-1360, 2016. [doi]

Abstract

Abstract is missing.