Modeling of accumulation MOS capacitors for analog design in digital VLSI processes

S. Pavan, Yannis P. Tsividis, K. Nagaraj. Modeling of accumulation MOS capacitors for analog design in digital VLSI processes. In International Symposium on Circuits and Systems (ISCAS 1999), May 30 - June 2, 1999, Orlando, Florida, USA. pages 202-205, IEEE, 1999. [doi]

Abstract

Abstract is missing.