A Nonlinear Analytical Optimization Method for Standard Cell Placement of VLSI Circuits

Sameer Pawanekar, Gaurav Trivedi, Kalpesh Kapoor. A Nonlinear Analytical Optimization Method for Standard Cell Placement of VLSI Circuits. In 28th International Conference on VLSI Design, VLSID 2015, Bangalore, India, January 3-7, 2015. pages 423-428, IEEE Computer Society, 2015. [doi]

Authors

Sameer Pawanekar

This author has not been identified. Look up 'Sameer Pawanekar' in Google

Gaurav Trivedi

This author has not been identified. Look up 'Gaurav Trivedi' in Google

Kalpesh Kapoor

This author has not been identified. Look up 'Kalpesh Kapoor' in Google