Using simulated annealing to generate input pairs to measure the maximum power dissipation in combinational CMOS circuits

Alberto Palacios Pawlovsky. Using simulated annealing to generate input pairs to measure the maximum power dissipation in combinational CMOS circuits. IEICE Electronic Express, 2(4):115-120, 2005. [doi]

Abstract

Abstract is missing.