A 2.5-Gb/s Multi-Rate 0.25-$\mu$m CMOS Clock and Data Recovery Circuit Utilizing a Hybrid Analog/Digital Loop Filter and All-Digital Referenceless Frequency Acquisition - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Michael H. Perrott, Yunteng Huang, Rex T. Baird, Bruno W. Garlepp, Douglas Pastorello, Eric T. King, Qicheng Yu, Dan B. Kasha, Philip Steiner, Ligang Zhang, Jerrell P. Hein, Bruce Del Signore. A 2.5-Gb/s Multi-Rate 0.25-$\mu$m CMOS Clock and Data Recovery Circuit Utilizing a Hybrid Analog/Digital Loop Filter and All-Digital Referenceless Frequency Acquisition. J. Solid-State Circuits, 41(12):2930-2944, 2006. [doi]

This author has not been identified. Look up 'Michael H. Perrott' in GoogleThis author has not been identified. Look up 'Yunteng Huang' in GoogleThis author has not been identified. Look up 'Rex T. Baird' in GoogleThis author has not been identified. Look up 'Bruno W. Garlepp' in GoogleThis author has not been identified. Look up 'Douglas Pastorello' in GoogleThis author has not been identified. Look up 'Eric T. King' in GoogleThis author has not been identified. Look up 'Qicheng Yu' in GoogleThis author has not been identified. Look up 'Dan B. Kasha' in GoogleThis author has not been identified. Look up 'Philip Steiner' in GoogleThis author has not been identified. Look up 'Ligang Zhang' in GoogleThis author has not been identified. Look up 'Jerrell P. Hein' in GoogleThis author has not been identified. Look up 'Bruce Del Signore' in Google

runs on WebDSL