Generation and Verification of Timing Attack Resilient Schedules During the High-Level Synthesis of Integrated Circuits

Steffen Peter, Tony Givargis. Generation and Verification of Timing Attack Resilient Schedules During the High-Level Synthesis of Integrated Circuits. In Behavioral Synthesis for Hardware Security. pages 343-363, 2022. [doi]

Abstract

Abstract is missing.