A Low Power Approach to Floating Point Adder Design for DSP Applications - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

R. V. K. Pillai, Dhamin Al-Khalili, Asim J. Al-Khalili, S. Y. A. Shah. A Low Power Approach to Floating Point Adder Design for DSP Applications. VLSI Signal Processing, 27(3):195-213, 2001. [doi]

This author has not been identified. Look up 'R. V. K. Pillai' in GoogleThis author has not been identified. Look up 'Dhamin Al-Khalili' in GoogleThis author has not been identified. Look up 'Asim J. Al-Khalili' in GoogleThis author has not been identified. Look up 'S. Y. A. Shah' in Google

runs on WebDSL