A Low Power Approach to Floating Point Adder Design for DSP Applications

R. V. K. Pillai, Dhamin Al-Khalili, Asim J. Al-Khalili, S. Y. A. Shah. A Low Power Approach to Floating Point Adder Design for DSP Applications. VLSI Signal Processing, 27(3):195-213, 2001. [doi]

Abstract

Abstract is missing.