Irith Pomeranz. Clock Sequences for Increasing the Fault Coverage of Functional Test Sequences. IEEE Trans. on CAD of Integrated Circuits and Systems, 36(7):1231-1235, 2017. [doi]
No references recorded for this publication.
No citations of this publication recorded.