Path Unselection for Path Delay Fault Test Generation

Irith Pomeranz. Path Unselection for Path Delay Fault Test Generation. IEEE Trans. VLSI Syst., 31(2):267-275, February 2023. [doi]

Authors

Irith Pomeranz

This author has not been identified. Look up 'Irith Pomeranz' in Google