Built-In Test Sequence Generation for Synchronous Sequential Circuits Based on Loading and Expansion of Test Subsequences

Irith Pomeranz, Sudhakar M. Reddy. Built-In Test Sequence Generation for Synchronous Sequential Circuits Based on Loading and Expansion of Test Subsequences. In DAC. pages 754-759, 1999. [doi]

Abstract

Abstract is missing.