A Low-Complexity High-Speed Clock Generator for Dynamic Frequency Scaling of FPGA and Standard-Cell Based Designs - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Bill Pontikakis, Hung Tien Bui, François R. Boyer, Yvon Savaria. A Low-Complexity High-Speed Clock Generator for Dynamic Frequency Scaling of FPGA and Standard-Cell Based Designs. In International Symposium on Circuits and Systems (ISCAS 2007), 27-20 May 2007, New Orleans, Louisiana, USA. pages 633-636, IEEE, 2007. [doi]

This author has not been identified. Look up 'Bill Pontikakis' in GoogleThis author has not been identified. Look up 'Hung Tien Bui' in GoogleThis author has not been identified. Look up 'François R. Boyer' in GoogleThis author has not been identified. Look up 'Yvon Savaria' in Google

runs on WebDSL