Gracieli Posser, Guilherme Flach, Gustavo Wilke, Ricardo Reis. Gate Sizing Minimizing Delay and Area. In IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2011, 4-6 July 2011, Chennai, India. pages 315-316, IEEE Computer Society, 2011. [doi]
Abstract is missing.