Post-Synthesis Circuit Techniques for Runtime Leakage Reduction

Seetal Potluri, Nitin Chandrachoodan, V. Kamakoti. Post-Synthesis Circuit Techniques for Runtime Leakage Reduction. In IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2011, 4-6 July 2011, Chennai, India. pages 319-320, IEEE Computer Society, 2011. [doi]

Authors

Seetal Potluri

This author has not been identified. Look up 'Seetal Potluri' in Google

Nitin Chandrachoodan

This author has not been identified. Look up 'Nitin Chandrachoodan' in Google

V. Kamakoti

This author has not been identified. Look up 'V. Kamakoti' in Google